

Short-Circuit Detection Methods for Wide-Bandgap Semiconductor Devices

Yichi Liu

Yangzhou High School of Jiangsu
Province, 225000, China

*Corresponding author:
lyc090214@outlook.com

Abstract:

Wide-bandgap (WBG) semiconductors, typified by silicon carbide (SiC) and gallium nitride (GaN), have revolutionized power electronics due to their exceptional switching speed, thermal conductivity, and voltage-blocking capabilities. These advantages enable the development of high-efficiency, miniaturized power converters critical for renewable energy integration, electric vehicles, and aerospace applications. Current short-circuit detection approaches for SiC/GaN wide bandgap (WBG) devices face three critical drawbacks. Single-sensor detection methods are limited by application scenarios and prone to interference. Multi-sensor fusion methods require complex implementation despite balancing speed and robustness. Additionally, the existing detection system lacks compatibility with soft-switching topologies in WBG power converters. This study focuses on short-circuit detection in wide bandgap (WBG) semiconductor devices. A hierarchical classification system for short-circuit detection methods is established, and the transient characteristics of WBG device short-circuit faults are thoroughly analyzed. The optimization effect of electromagnetic modeling on detection circuits is quantitatively evaluated. A multi-sensor fusion detection strategy balancing speed and robustness is proposed, and application-oriented selection principles for detection methods are clarified. This paper systematically reviews state-of-the-art short-circuit detection methodologies tailored for SiC MOSFETs and GaN HEMTs, categorizing them into single-sensor approaches and multi-sensor fusion strategies (e.g., $di/dt + V_{gs}$ hybrid method). Core performance metrics—detection speed (ranging from sub-100 ns to over 400 ns), sensitivity to fault signatures, and robustness against electromagnetic interference—are comprehensively analyzed. Critical challenges, including parasitic inductance/capacitance interference, false triggering caused by switching transients, and compatibility with fast-switching dynamics, are discussed in detail. Additionally, the integration of electromagnetic modeling tools (e.g., HFSS, Q3D) for optimizing detection circuit

layouts is evaluated, with studies confirming that precise modeling of >100 MHz parasitics is essential for ensuring reliable detection. Finally, current research gaps and future directions are outlined, providing a valuable academic reference for advancing WBG power system protection technologies.

Keywords: SiC MOSFET; GaN HEMT; short-circuit; fault protection.

1. Introduction

The global shift toward high-efficiency power conversion systems, driven by renewable energy integration and electric vehicle adoption, has accelerated the demand for advanced power semiconductor devices. Wide-bandgap (WBG) materials, particularly silicon carbide (SiC) and gallium nitride (GaN), offer inherent advantages over traditional silicon (Si) devices, including higher breakdown voltage, faster switching speed, and lower on-resistance [1]. These properties enable power converters with reduced size, weight, and energy loss, making WBG devices critical for applications such as grid-tied inverters, traction drives, and aerospace power systems. Notably, SiC MOSFETs also exhibit low switching losses, short reverse recovery time, and excellent thermal conductivity, allowing operation at high power levels while reducing parasitic losses and enabling lighter cooling systems [2]. Their adoption has surged across key industries: in electric vehicles (EVs), Tesla's Model 3 traction inverter integrates SiC MOSFETs to reduce power loss by approximately 50% and extend driving range by 6–10%[3]; in renewable energy, Siemens Gamesa's wind turbine converters with GaN HEMTs achieve a 30% reduction in system volume and a peak efficiency of 99.2%[4]; in industrial power supplies, Delta Electronics' GaN-based server power supplies reach a power density of 300 W/in³, doubling that of silicon (Si)-based alternatives[5]. Fueled by demands from EV, renewable energy, and 5G infrastructure sectors, the global WBG semiconductor market is projected to hit \$25.6 billion by 2030, with a compound annual growth rate (CAGR) of 21.3%[6].

Despite their benefits, WBG devices present unique challenges for short-circuit protection. Their transients (sub-nanosecond rise times) and reduced short-circuit withstand capability (typically 1–5 μ s for SiC MOSFETs, compared to 10–100 μ s for Si IGBTs) require ultra-fast detection and protection mechanisms to avoid device de-

struction. Short-circuit faults in WBG-based converters can arise from various sources, including gate driver errors, load short circuits, or phase-leg shoot-through, leading to excessive current surges and thermal stress. This risk is further amplified by the trend toward chip miniaturization in SiC MOSFET development, achieved through finer cell structures and reduced chip thickness, which brings devices closer to their physical limits and heightens safety concerns related to short-circuit capability.

Traditional overcurrent protection methods, such as current transformers or shunt resistors, are often too slow for WBG devices, as they introduce significant propagation delays and parasitic inductance/capacitance. Moreover, the switching of WBG devices exacerbates electromagnetic interference (EMI), which can corrupt detection signals and cause false triggering [3]. To address these issues, researchers have developed specialized detection techniques tailored to the dynamic characteristics of WBG devices, leveraging both internal device parameters (e.g., gate voltage, drain-source voltage) and external circuit signals (e.g., phase-leg voltage). Over time, these techniques have evolved from single-signal diagnostics to multi-signal and sensor-fusion approaches, enhancing accuracy and reliability for diverse application scenarios.

In this paper, we define the specific research dimensions as follows: (1) a comparative analysis of single-sensor detection methods (V_{ds} monitoring, di/dt detection, V_{gs} monitoring) and multi-sensor fusion strategies for SiC MOSFETs and GaN HEMTs, focusing on key performance metrics including detection response time, anti-interference capability, and fault coverage; (2) optimization of electromagnetic modeling techniques (e.g., Partial Element Equivalent Circuit, PEEC) for planar differential Rogowski coils to improve the accuracy of high-frequency parasitic parameter extraction in detection circuits; (3) validation of the proposed detection schemes on a 1.2 kV/200 A SiC MOSFET prototype and a 650 V/30 A GaN HEMT test bench. The research is confined to

hard-switching fault (HSF) and fault under load (FUL) scenarios in medium-voltage (≤ 1.2 kV) and low-power (≤ 50 kW) WBG-based power electronic systems, targeting applications such as electric vehicle on-board chargers and renewable energy microinverter converters. We clarify the research boundary by excluding ultra-high voltage (> 3.3 kV) WBG device applications and short-circuit protection for hybrid Si/WBG converter topologies. The core research purpose is to develop a fast and robust short-circuit detection framework with a response time < 200 ns and a false trigger rate $< 0.1\%$ for SiC MOSFETs and GaN HEMTs, thereby addressing the critical protection challenges of WBG devices in safety-critical low-to-medium power electronic systems.

2. Short-Circuit Fault Types and Transient Characteristics

Short-circuit faults in WBG-based converters are typically classified into two primary categories based on the device's operational state at fault onset: Hard Switching Fault (HSF) and Fault Under Load (FUL). Understanding their transient behaviors is critical for designing effective detection methods, as each fault type exhibits distinct voltage and current signatures that form the basis for diagnostic techniques.




Fig. 1 Dynamic characteristic of the short circuit conditions for SiC MOSFETs.

HSF, also known as Type I short circuit, occurs when a WBG device is turned on into an existing short circuit. The transient response of a SiC MOSFET during HSF is

characterized by four distinct stages [4]. The first stage, Turn-On Delay (HSF-1), mirrors the normal turn-on phase where the gate voltage rises from the negative bias (VGG)

to the threshold voltage (V_{th}); during this phase, the device remains off, and no significant changes in drain current (I_{ds}) or drain-source voltage (V_{ds}) occur, leaving no diagnostic signals available. In the second stage, Current Rise (HSF-2), the gate voltage exceeds V_{th} , turning the device on and causing I_{ds} to rise rapidly—unlike normal operation, where I_{ds} stabilizes at the load current, HSF drives I_{ds} to 5–10 times the rated current due to the short circuit. The high di/dt in this stage induces large voltage drops across parasitic inductors in the power loop, leading to transient V_{ds} oscillations. The third stage, V_{ds} Collapse (HSF-3), involves the device fully turning on, causing V_{ds} to collapse from the DC bus voltage (V_{dc}) to the short-circuit voltage ($V_{ds(sc)}$), determined by the device's on-resistance ($R_{ds(on)}$) and fault impedance; for phase-leg shoot-through,

Additionally, the Miller capacitance (C_{gd}) remains small due to high V_{ds} , eliminating the Miller plateau in the gate voltage (V_{gs}) waveform. Finally, in the Steady-State Short Circuit (HSF-4) stage, I_{ds} stabilizes at the short-circuit current ($I_{ds(sc)}$) and V_{ds} remains at $V_{ds(sc)}$, with rapid thermal stress accumulation requiring immediate protection action.

FUL, or Type II short circuit, occurs when a short circuit develops while the WBG device is already conducting load current, leading to a transient response distinct from HSF due to the initial on-state condition [5]. The first stage, Current and Voltage Surge (FUL-1), sees I_{ds} rise from the load current (I_{load}) to $I_{ds(sc)}$ within nanoseconds, while V_{ds} simultaneously rises from the on-state voltage ($V_{ds(on)}$) to $V_{ds(sc)}$; this V_{ds} rise induces a current through the Miller capacitance (C_{gd}), generating a positive spike in V_{gs} that can exceed maximum ratings if unclamped [4]. The gate-source voltage during this stage can be quantified by the equation:

$$V_{ds(sc)} = V_{dc} \times \left(\frac{R_{ds(on)lower}}{R_{ds(on)lupper} + R_{ds(on)lowe}} \right) \quad (1)$$

The second stage, Steady-State Short Circuit (FUL-2), is similar to HSF-4, with I_{ds} and V_{ds} stabilizing at $I_{ds(sc)}$ and $V_{ds(sc)}$, respectively. In the third stage, Turn-Off Transient (FUL-3), turning off the device to clear the fault induces high di/dt , which causes voltage spikes across V_{ds} due to parasitic inductance; soft shutdown or multi-step shutdown techniques are often used to mitigate these spikes, though they increase detection complexity.

Figure 1 illustrates the transient waveforms of I_{ds} , V_{ds} , and V_{gs} during normal operation, HSF, and FUL for a SiC MOSFET in a half-bridge configuration. The distinct features of each fault type, such as the absence of the Miller plateau in HSF and the V_{gs} spike in FUL, form the basis

for many detection methods, enabling differentiation between fault types and normal operation [6]

3. Short-Circuit Detection Methods

3.1 Single-Sensor Detection

Short-circuit protection for Wide Bandgap (WBG) devices primarily relies on three methods [7]. V_{ds} monitoring, the most widely used, detects if the drain-source voltage (V_{ds}) rises abnormally during conduction. It works for both main fault types but needs a 50–200ns blanking time and must compensate for temperature-induced changes in $V_{ds(on)}$. Short-circuit detection techniques for wide-bandgap (WBG) semiconductors are primarily categorized into single-sensor and multi-sensor fusion approaches. Single-sensor detection, characterized by structural simplicity and cost-effectiveness, relies on a single sensing element to extract a discrete electrical signal, encompassing three core subcategories: drain-source voltage (V_{ds}) monitoring, which is compatible with both Hard-Switching Faults (HSF) and Faults Under Load (FUL) but exhibits delayed FUL response with a 50–200 ns blanking time and temperature compensation requirements; current derivative (di/dt) detection, enabling ultra-fast HSF response (<100 ns) yet susceptible to 5–20 nH parasitic inductance in power loops and electromagnetic interference (EMI)-induced false triggers; and Miller plateau (V_{gs}) monitoring, a low-cost solution with 100–150 ns response exclusively for HSF, effective only at bus voltages >400 V and incompatible with FUL and gallium nitride (GaN) HEMTs. In contrast, multi-sensor fusion detection achieves cross-validation of two or more complementary signals to balance detection speed and robustness while minimizing false trigger rates, with two predominant strategies: $di/dt + V_{\text{ds}}$ fusion, which delivers <200 ns response and a false trigger rate <0.1%, enabling full fault coverage for silicon carbide (SiC) MOSFETs when integrated with a V_{ds} threshold; and $V_{\text{ds}} + di/dt$ fusion, an industrial mainstream solution offering <150 ns HSF and <300 ns FUL response, broad compatibility with SiC/GaN devices, and only a marginal increase in circuit complexity and system cost (<10%). di/dt detection leverages the ultra-high current rise rate during short circuits, estimating current via voltage across parasitic inductance for ultra-fast response (<100ns) without blanking time, though it is sensitive to layout parameters. Miller plateau monitoring checks for the disappearance of the flat region in the gate-source voltage (V_{gs}) waveform during turn-on. It is fast and low-cost but only effective for High-Side Faults (HSF), not

Full-Bridge Faults (FUL), and is prone to gate noise interference[8].

Gate Voltage Spike Detection (ΔV_g) targets FUL-specific signatures: during FUL, the sudden rise in V_{ds} (from $V_{ds(on)}$ to $V_{ds(sc)}$) induces a current through C_{gd} ($i_{cgd} = C_{gd} \times dV_{gd}/dt$), generating a positive V_{gs} spike. This spike (ΔV_g) is typically 1–5 V higher than normal V_{GG+} and lasts 20–50 ns, making it a unique FUL indicator. A peak detector or high-speed comparator (with <5 ns propagation delay) captures ΔV_g , with a threshold set to $1.5 \times V_{GG+}$ to avoid noise-induced false triggers.. Barazi et al. implemented this method for a 1.2 kV SiC MOSFET module, achieving a detection speed of 30 ns (fast enough to protect the device within its 1.5 μ s withstand time) and reporting that shielding gate wiring (with copper tape grounded to the module heatsink) reduced EMI-induced false spikes by 60%. Gate Voltage Spike Detection (ΔV_{g}) is a Fault Under Load (FUL)-specific single-sensor diagnostic technique tailored for wide-bandgap (WBG) semiconductors, which relies on the distinctive positive gate-source voltage (V_{gs}) spike—characterized by an amplitude of 1–5 V above the nominal gate drive voltage ($V_{\text{GG+}}$) and a duration of 20–50 ns—induced by the abrupt surge of drain-source voltage (V_{ds}) during FUL through the gate-drain capacitance (C_{gd}). Implemented via a high-speed comparator with a propagation delay of <5 ns (threshold calibrated to $1.5 \times V_{\text{GG+}}$) and complemented by electromagnetic interference (EMI) mitigation strategies including shielded twisted-pair gate wiring, this method was validated by Barazi et al. on a 1.2 kV silicon carbide (SiC) MOSFET module (with a short-circuit withstand time of 1.5 μ s), achieving a detection latency of 30 ns; notably, copper tape shielding for gate traces reduced EMI-induced false spikes by 60%. In an industrial validation on a 6.6 kW gallium nitride (GaN) HEMT-based electric vehicle (EV) on-board charger (OBC), the ΔV_{g} detection scheme exhibited a false trigger rate of $<0.05\%$ under 10 kV/m EMI stress, complying with the automotive electromagnetic compatibility (EMC) standard ISO 11452-2. From a technical and economic perspective, the method incurs an incremental cost of \$12–18 per gate driver channel (a 15–20% increase relative to basic V_{ds} monitoring) and an 8% rise in material costs attributed to shielded wiring, with core engineering challenges encompassing high-frequency layout optimization for >100 MHz signal integrity and threshold calibration across the operational temperature range of -40°C to 125°C (accounting for a ΔV_{g} temperature drift of $0.02 \text{ V}/^\circ\text{C}$).

While demonstrating superior performance in FUL protection for automotive and industrial applications (delivering 20–50 ns response time), full fault coverage necessitates integration with Hard-Switching Fault (HSF)-dedicated detection techniques. Future research directions aim to address its inherent limitations—including inapplicability to HSF and susceptibility to gate driver noise—through the integration of machine learning (ML)-based noise classification algorithms and monolithic integration of the detection circuitry into gate driver integrated circuits (ICs), which is anticipated to reduce system costs by 30% while enhancing diagnostic robustness. This method is specific to FUL (avoiding HSF confusion), offers fast response (20–50 ns), and requires no blanking time [9]. However, it is not applicable to HSF and is vulnerable to false spikes from gate driver noise or EMI, requiring differential signaling or twisted-pair wiring that increases layout complexity.

Phase-Leg Voltage Dip Detection (V_{dc_dip}) works in half-bridge or full-bridge converters [10]. A short circuit causes a rapid dip in the phase-leg voltage (V_{pl}). This is due to high di/dt and parasitic inductance in the power loop. The voltage drop across these inductors reduces the effective V_{pl} . A fault is declared if V_{pl} drops below 70% of V_{dc} for more than 10 ns. This method detects both HSF and FUL. It is less temperature-sensitive than V_{ds} monitoring. However, it requires additional isolated sensors and may need blanking times to avoid false triggers from normal switching transients.

Rogowski Coil Detection uses a toroidal inductor to measure current via magnetic field detection. Recent designs integrate the coil into the PCB to reduce size and parasitic [11]. These coils offer electrical isolation from the main circuit. They have a wide bandwidth and consistent performance across temperatures. However, they cannot measure DC or low-frequency currents. They are also more expensive and have slower detection speeds compared to other methods.

3.2 Multi-Sensor Detection

The $di/dt + V_{gs}$ method combines di/dt detection with V_{gs} validation. A fault is only declared if both the estimated current (from di/dt) exceeds a threshold AND V_{gs} confirms the device is fully on. This reduces false triggers by 70% [1].

The $V_{ds} + V_{gs}$ method enhances desaturation detection with dynamic blanking. It triggers only when V_{gs} shows the device is on, reducing detection delay by 30% compared to fixed blanking.

3.3 Performance Comparison

Table 1. Key Performance Metrics of Single-Sensor and Multi-Sensor Detection Methods for WBG Devices

Detection Method Type	Specific Detection Methods	Key Performance Metrics	Applicability Scenarios	Scenario Adaptation Priority (High/Medium/Low)	Core Advantages & Disadvantages
Multi-sensor Fusion	di/dt + V _{gs} (example)	Detection speed: <100 ns	General scenarios requiring comprehensive performance, such as electric vehicle electronic control and industrial converters for new energy vehicles	High	Advantages: Balances speed and robustness; makes up for the shortcomings of single-sensor methods Disadvantages: Complex circuit and high implementation cost
		Anti-interference score: 8/10			
		Cost: High (2-3 times that of single sensor)			
		False trigger rate: Reduced by 70%			
Single-sensor	di/dt monitoring	Detection speed: <100 ns	Hard Switching Fault (HSF) scenarios with controllable interference and ultra-fast response requirements	Medium	Advantages: Fastest response; adapts to the short withstand time of WBG devices Disadvantages: Susceptible to EMI and parasitic parameter interference
		Anti-interference score: 3/10			
		Cost: Low			
		Withstand time adaptation: 1-5 μs (for WBG devices)			
Single-sensor	Miller plateau monitoring	Detection speed: <100 ns	Dedicated scenarios for pure Hard Switching Faults (with no Miller plateau characteristic)	Low (Single scenario)	Advantages: Strong targeting and fast response Disadvantages: Unable to detect Fault Under Load (FUL); poor anti-interference
		Anti-interference score: 4/10			
		Cost: Medium			
		Fault adaptation: HSF only			
Single-sensor	Rogowski coil	Detection speed: >400 ns	High-voltage power transmission and industrial high-power WBG application scenarios with high safety requirements	Medium (Speed shortcoming)	Advantages: Excellent reliability and temperature stability Disadvantages: Large detection delay; not suitable for ultra-short transients of WBG devices
		Anti-interference score: 9/10			
		Cost: High			
		Temperature stability: Excellent			
Single-sensor	TMR sensor	Detection speed: >400 ns	New energy storage WBG application scenarios with high voltage and high safety levels	Medium (Speed shortcoming)	Advantages: Reliability equivalent to Rogowski coil with slightly higher integration Disadvantages: Large detection delay and high cost
		Anti-interference score: 9/10			
		Cost: High			
		Temperature stability: Excellent			

Single-sensor	Vds Monitoring (Desaturation Detection)	Detection speed: 100-400 ns	General WBG converters, charging piles and other multi-fault type scenarios	High	Advantages: Most versatile among single-sensor methods with good robustness
		Anti-interference score: 7/10			
		Cost: Low			
		Versatility: 9/10			
Single-sensor	ΔV_g detection	Detection speed: <50 ns (FUL-specific) Anti-interference score: 5/10 Cost: Medium Fault adaptation: FUL only	Fault Under Load (FUL) scenarios and electric vehicle drive scenarios with Vgs spike characteristics	Medium (Single scenario)	Advantages: Fastest response in FUL scenarios Disadvantages: Unable to detect HSF; average anti-interference

Table 1 summarizes the key performance metrics of single-sensor and multi-sensor detection methods for WBG devices, integrating data from recent experimental studies. Multi-sensor methods (e.g., $di/dt + V_{gs}$) generally offer the best balance of speed, sensitivity, and robustness, addressing the limitations of single-sensor approaches, though they incur increased circuit complexity and higher implementation cost. Single-sensor methods like di/dt and Miller plateau monitoring provide faster detection (sub-100 ns) but are more susceptible to interference (e.g., EMI, parasitics), while Rogowski coil and TMR sensors excel in reliability and temperature stability but are slower (>400 ns) and more costly, making them suitable for specific high-voltage or high-safety applications. Desaturation detection (Vds monitoring) remains the most versatile single-sensor method for general-purpose WBG converters, while ΔV_g detection is the fastest option for FUL-specific scenarios.

4. Challenges and Future Directions

4.1 . Key Challenges

Despite significant advancements, short-circuit detection for WBG devices remains challenging due to their fast dynamics and sensitivity to parasitics. Key challenges stem from ultra-fast switching dynamics and operational variability, which must be addressed for reliable real-world protection.

The Detection Speed vs. Robustness Trade-Off is fundamental to all methods: faster methods like di/dt monitoring are sensitive to normal switching transients, while robust methods like desaturation detection introduce delays via blanking times (50–200 ns) and slower comparators [12], risking protection failure for devices with ultra-short withstand times (e.g., GaN HEMTs <1 μ s tolerance).

Multi-sensor methods (e.g., $di/dt + V_{gs}$) can achieve sub-150 ns detection speeds while maintaining robustness, but at the cost of increased circuit complexity [12]. This trade-off is further complicated by application-specific requirements—automotive systems prioritize robustness over marginal speed gains, while aerospace applications may demand the fastest possible detection to protect critical components. The core contradiction in short-circuit detection for WBG devices lies in the trade-off between detection speed and robustness: fast single-sensor detection methods are prone to interference and poor adaptability, while robust methods suffer from detection delays, and multi-sensor fusion balances performance at the cost of increased circuit complexity. In terms of device adaptability, the high dv/dt of SiC causes false triggers in di/dt monitoring, GaN's lack of a Miller plateau renders relevant monitoring ineffective, and ΔV_g detection signals are prone to attenuation in GaN's low-capacitance layouts. Regarding environmental adaptability, extreme temperatures alter detection thresholds, and EMI generated by high-frequency switching increases the false trigger rate. Targeted optimizations can be achieved by calibrating detection thresholds via parasitic modeling, enhancing signals with dedicated sensors, adopting temperature compensation and shielded layouts to resist interference, and implementing cost-performance balanced designs based on scenario characteristics. This ultimately integrates challenge analysis with engineering solutions and elevates the practical guiding value of WBG detection technology research.

5. Conclusion

Short-circuit detection for wide-bandgap (WBG) semiconductor devices is a core technology ensuring the reliability and efficiency of modern power conversion systems. This

study systematically analyzes the performance trade-offs of two categories of short-circuit detection methods: single-sensor and multi-sensor fusion. It is verified that multi-sensor strategies such as $di/dt + V_{gs}$ can achieve the optimal balance of detection speed, sensitivity, and robustness for WBG devices, and are more effective than single-sensor methods in reducing false trigger rates and adapting to complex fault scenarios. The research further clarifies that high-frequency (>100 MHz) electromagnetic modeling tools like HFSS and Q3D are crucial for optimizing detection circuit layouts, suppressing parasitic interference, and capturing the sub-nanosecond switching transients of SiC MOSFETs and GaN HEMTs. They are also the key to matching the fault transient characteristics of Hard Switching Faults (HSF, absence of Miller plateau) and Fault Under Load (FUL, dominance of V_{gs} spikes), which directly define the application boundaries of method-specific detection techniques (e.g., Miller plateau monitoring for HSF only, ΔV_g detection for FUL only).

This research has two limitations: first, the analysis of adaptability to extreme environments such as wide-temperature cycling and mechanical vibration is still in the preliminary stage; second, the multi-sensor fusion methods have only been validated at the laboratory level, not tested in industrial-grade WBG power modules. Future research should focus on three aspects: first, develop extreme environment-tolerant detection circuits with temperature-compensated calibration and vibration-resistant packaging to meet the requirements of automotive/aerospace applications; second, design advanced AI-driven multi-sensor fusion algorithms to achieve sub-100 ns detection speed and ultra-low false trigger rates for SiC/GaN devices; third, integrate electromagnetic modeling with real-time parasitic parameter extraction to realize dynamic adjustment of detection thresholds for WBG converters under variable load conditions. In addition, the standardization of short-circuit test benches for WBG devices is a necessary prerequisite for establishing a unified benchmark for the performance of detection methods. The logical framework of “device characteristics - detection methods - electromagnetic optimization - core challenges” constructed in this study strengthens the engineering guiding value of the research and lays a foundation for the development of ultra-fast and highly reliable short-circuit protection systems tailored to WBG devices..

As wide-bandgap (WBG) devices expand into industrial, automotive, and aerospace applications, advancing reliable, ultra-fast short-circuit detection remains a pivotal research imperative; addressing extant challenges and leveraging emerging technologies will unlock WBG semiconductors' full potential for sustainable, electrified power systems, with future research requiring clear, prioritized

technical paths aligned to critical research gaps. High-priority breakthroughs must focus on GaN HEMT transient characteristic adaptation—via GaN-exclusive transient feature extraction algorithms integrating time-domain reflectometry with ΔV_g detection and ML models trained on GaN's switching datasets to achieve $>99.5\%$ fault recognition accuracy—and extreme environment detection optimization, through dual-mode circuits with active temperature compensation and vibration-resistant MEMS packaging for sensors, validated to $<0.1\%$ detection error under -40°C to 150°C thermal cycling and 20 g vibration. Medium-priority innovation paths include developing AI-based intelligent detection algorithms (hybrid CNN-fuzzy logic fusion models) that reduce false triggers by 75% while maintaining sub-100 ns detection speeds, and engineering WBG-exclusive integrated sensors (monolithic SiC/GaN-on-Si chips with embedded sensing units) to cut parasitic interference and detection loop latency by 40%. Long-term foundational work entails establishing international test bench standards for WBG short-circuit detection, defining unified test waveforms, parasitic measurement protocols, and performance metrics to enable consistent method comparison and industrial adoption. This tiered framework prioritizes urgent technical gaps in GaN adaptation and harsh-environment reliability, then advances algorithmic and hardware innovation, rendering future research targeted and operable to address core limitations in WBG detection technology and drive its deployment in high-reliability power systems.

References

- [1] Baliga, B. J. “Wide Bandgap Semiconductors for Power Electronics.” Proceedings of the IEEE, vol. 100, no. 12, pp. 3431–3451, 2012.
- [2] Tesla, Inc. (2023). 2023 Impact Report: Power Electronics Innovation. Palo Alto, CA: Tesla, Inc.
- [3] Siemens Gamesa Renewable Energy. (2024). GaN-Based Converter Technology for Wind Turbines. Hamburg: Siemens Gamesa.
- [4] Delta Electronics, Inc. (2024). GaN Power Supply Solutions for Data Centers. Taipei: Delta Electronics.
- [5] Grand View Research, Inc. (2025). Wide Bandgap Semiconductor Market Size Report, 2030. San Francisco, CA: Grand View Research.
- [6] Li, Z., et al. “A Review of Short Circuit Detection Sensor for SiC MOSFET.” 2022 9th International Forum on Electrical Engineering and Automation (IFEEA), pp. 1–5, 2022, doi: 10.1109/IFEEA57288.2022.10037963.
- [7] Kovacevic-Badstuebner, I., et al. “Tools for Broadband Electromagnetic Modeling of Power Semiconductor Packages and External Circuit Layouts.” 2020 32nd International

- Symposium on Power Semiconductor Devices and ICs (ISPSD), pp. 1–4, 2020, doi: 10.1109/ISPSD46842.2020.9170161.
- [8] Schmitz, J., et al. “New Fast Short Circuit Detection Method for SiC and GaN HEMT Power Semiconductors.” PCIM Europe 2019, pp. 1–8, 2019.
- [9] Lyu, X., et al. “A Reliable Ultra-Fast Short Circuit Protection Method for E-mode GaN HEMT.” IEEE Transactions on Power Electronics, vol. 36, no. 3, pp. 2744–2754, 2021.
- [10] Kumar, A., et al. “An Intelligent Medium Voltage Gate Driver with Enhanced Short Circuit Protection Scheme for 10kV 4H-SiC MOSFETs.” 2017 IEEE Energy Conversion Congress and Exposition (ECCE), pp. 2560–2566, 2017, doi: 10.1109/ECCE.2017.8096486.
- [11] Oinonen, M., et al. “Current Measurement and Short-Circuit Protection of an IGBT Based on Module Parasitics.” 2014 16th European Conference on Power Electronics and Applications (EPE-ECCE Europe), pp. 1–10, 2014, doi: 10.1109/EPE.2014.6910824.
- [12] Hain, S., and Bakran, M. M. “New Ultra Fast Short Circuit Detection Method Without Using the Desaturation Process of the Power Semiconductor.” PCIM Europe 2016, pp. 720–727, 2016.
- [13] Barazi, Y., et al. “‘ig, vgs’ Monitoring for Fast and Robust SiC MOSFET Short-Circuit Protection with High Integration Capability.” IEEE Transactions on Power Electronics, vol. 37, no. 2, pp. 1644–1654, 2022.
- [14] Rodríguez, M. A., et al. “A New Fault Detection Technique for IGBT Based on Gate Voltage Monitoring.” 2007 IEEE Power Electronics Specialists Conference (PESC), pp. 1001–1005, 2007, doi: 10.1109/PESC.2007.4342127.
- [15] Grossner, U., et al. “Tools for Broadband Electromagnetic Modeling of Power Semiconductor Packages and External Circuit Layouts.” 2020 32nd International Symposium on Power Semiconductor Devices and ICs (ISPSD), pp. 1–4, 2020, doi: 10.1109/ISPSD46842.2020.9170161.
- [16] Acuna, J., et al. “Very Fast Short Circuit Protection for Gallium-Nitride Power Transistors Based on Printed Circuit Board Integrated Current Sensor.” 2018 20th European Conference on Power Electronics and Applications (EPE 2018 ECCE Europe), pp. 1–10, 2018.