View of A Highly-Parallel AI Accelerator Architecture for Convolution and Activation, Implemented in Verilog

Return to Issue Details A Highly-Parallel AI Accelerator Architecture for Convolution and Activation, Implemented in Verilog Download Download PDF